Stellenangebote - Master Arbeiten
- Alle Stellen
- Angestellter
- Postdoc
- Doktorarbeiten
- Diplomarbeiten
- Staatsexamensarbeiten
- Bachelorarbeiten
- Master Arbeiten
- Projektpraktika
- MiniForschungen
- HiWi Jobs
Master Arbeiten
| Development of new pixel detectors based on the High-Voltage MAPS Technology | André Schöning |
| Our group is developing a new pixel detectors based on the High-Voltage MAPS (monolithic active pixel detector) technology. This new technology is superior in many respects compared to standard hybrid silicon detectors. It will be used for the new Mu3e experiment and is also considered for the LHC-High Luminosity upgrade of the ATLAS experiment. We offer several bachelor and master theses in this area. For more information contact A.Schoening. | |
| Experimentelle und theoretische Tests der Quantenmechanik bei niedrigsten Energien | Maarten DeKieviet |
Das in Heidelberg entwickelte 3He-Atomstrahl-Spinecho-Spektrometer ermöglicht das Vermessen kleinster Energieänderungen (~100 peV) in der Wechselwirkung zwischen Atomen und Felder oder Materie. Das Experiment ist in seiner Form weltweit einzigartig und erforscht derzeit:
| |
| New Physics using Geometric Algebra | Maarten DeKieviet |
| Instead of having special mathematics for all the different fields of physics, Geometric Algebra (GA) supplies a unified and unifying mathematical language for the whole of physics. It not only allows for a geometric interpretation of the constituent elements, it uncovers hidden connections between the otherwise seemingly unrelated mathematical descriptions. Why hasnt anyone told me that before? is a regularly heard, awing reaction of students being exposed to this language for the first time. We are currently searching for discrepancies with and extensions of the regular mathematical approach, both theoretically and experimentally. These are exciting times, come and join us! | |
| Development of a test bench for the Pattern Recognition Engine | Sebastian Dittmeier, |
| The High-Luminosity LHC will be the most challenging environment to perform online particle track reconstruction in the world. The ATLAS experiment addresses this challenge using pattern recognition fully implemented in hardware using several thousands of custom-designed Associative Memory ASICs (Application-Specific Integrated Circuit), which have an individual comparison power of 3.75 Petabyte per second per chip. We want to build a test bench for the printed circuit board, the so-called Pattern Recognition Mezzanine, which hosts 20 of these ASICs and an extremely powerful FPGA (Field-Programmable Gate Array). We offer bachelor and master theses. If interested please contact S.Dittmeier or A.Schöning. | |
| Characterization of the Associative Memory ASIC | Sebastian Dittmeier, |
| The High-Luminosity LHC is probably the most challenging environment to perform online particle track reconstruction in the world. The ATLAS experiment addresses this challenge using pattern recognition fully implemented in hardware using several thousands of custom-designed Associative Memory (AM) ASICs (Application-Specific Integrated Circuit), which have a comparison performance of 3.75 Petabyte per second per chip. We plan to perform tests on the bare silicon die of the latest AM prototype. We are looking for a master student to conduct the tests and characterize the ASIC as part of their master thesis. If you are interested in working with state-of-the-art electronics, feel free to contact us (Dr. Sebastian Dittmeier and Prof. A. Schöning). | |
| Development of a new pixel sensor readout system | Sebastian Dittmeier, |
| For the Mu3e experiment, we are developing and characterizing High-Voltage monolithic active pixel sensors. We have developed a new FPGA readout board for the pixel sensors. Due to the generic nature of the readout board, it can also be used as a standalone readout system for lab studies of single sensors or test beam measurements operating a multi-layer beam telescope. We are looking for interested bachelor or master students to implement and test the interface, e.g. via Ethernet, between the FPGA and the data acquisition PC. This project allows for hands-on experience on the development of hard-, firm- and/or software. | |
|
Bitte beachten sie: |
Um neue offene Stellen einzutragen, benutzen Sie bitte das Formular auf den internen Seiten.
