Ruprecht Karls Universität Heidelberg
Bild Institut
Physikalisches Institut
Im Neuenheimer Feld 226
69120 Heidelberg

Tel: +49 6221-54 19600
Fax: +49 6221-54 19540
info@physi.uni-heidelberg.de
Aktuelles
Vorträge
Kalender
  Mai 2021  
M D M D F S S
          1 2
3 4 5 6 7 8 9
10 11 12 13 14 15 16
17 18 19 20 21 22 23
24 25 26 27 28 29 30
31            

Stellenangebote - Master Arbeiten

Master Arbeiten

Development of new pixel detectors based on the High-Voltage MAPS TechnologyAndré Schöning
Our group is developing a new pixel detectors based on the High-Voltage MAPS (monolithic active pixel detector) technology. This new technology is superior in many respects compared to standard hybrid silicon detectors. It will be used for the new Mu3e experiment and is also considered for the LHC-High Luminosity upgrade of the ATLAS experiment. We offer several bachelor and master theses in this area. For more information contact A.Schoening.

Development of a test bench for the Pattern Recognition EngineSebastian Dittmeier,
The High-Luminosity LHC will be the most challenging environment to perform online particle track reconstruction in the world. The ATLAS experiment addresses this challenge using pattern recognition fully implemented in hardware using several thousands of custom-designed Associative Memory ASICs (Application-Specific Integrated Circuit), which have an individual comparison power of 3.75 Petabyte per second per chip. We want to build a test bench for the printed circuit board, the so-called Pattern Recognition Mezzanine, which hosts 20 of these ASICs and an extremely powerful FPGA (Field-Programmable Gate Array). We offer bachelor and master theses. If interested please contact S.Dittmeier or A.Schöning.

Characterization of the Associative Memory ASICSebastian Dittmeier,
The High-Luminosity LHC is probably the most challenging environment to perform online particle track reconstruction in the world. The ATLAS experiment addresses this challenge using pattern recognition fully implemented in hardware using several thousands of custom-designed Associative Memory (AM) ASICs (Application-Specific Integrated Circuit), which have a comparison performance of 3.75 Petabyte per second per chip. We plan to perform tests on the bare silicon die of the latest AM prototype. We are looking for a master student to conduct the tests and characterize the ASIC as part of their master thesis. If you are interested in working with state-of-the-art electronics, feel free to contact us (Dr. Sebastian Dittmeier and Prof. A. Schöning).

Development of a new pixel sensor readout systemSebastian Dittmeier,
For the Mu3e experiment, we are developing and characterizing High-Voltage monolithic active pixel sensors. We have developed a new FPGA readout board for the pixel sensors. Due to the generic nature of the readout board, it can also be used as a standalone readout system for lab studies of single sensors or test beam measurements operating a multi-layer beam telescope. We are looking for interested bachelor or master students to implement and test the interface, e.g. via Ethernet, between the FPGA and the data acquisition PC. This project allows for hands-on experience on the development of hard-, firm- and/or software.


Bitte beachten sie:
Die Einträge in dieser Job-Börse sind nicht vollständig!
Versuchen Sie auch freie Stellen den Seiten der einzelnen Arbeitsgruppen zu entnehmen.


Um neue offene Stellen einzutragen, benutzen Sie bitte das Formular auf den internen Seiten.

Webmaster:
EDV Abteilung