

# OTIS

# TDC for LHCb Outer Tracker Readout

**Electronics Meeting OT  
2004, Feb 5-6**

**OTIS GROUP, Heidelberg University**

## Changes OTIS 1.0 => OTIS 1.1

TDC-Core

Digital Part

Pad Layout & Misc

## Chip Geometry OTIS1.X

Package size

Testboards (COB)

## New OTIS Reference Manual

<http://wwwasic.kip.uni-heidelberg.de/lhcbot/secure/Specifications/OTIS11-UserManual.pdf>

Usr: Otis

Passwd: DriftTime

# OTIS TDC Core

## OTIS 1.0

Submitted Apr 02 / Back Jul 02

## OTIS 1.1

Submitted Nov 03 / Back Feb04

|                     |                                                   |                                                                                                                                                                        |
|---------------------|---------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DLL DNL             | $1.39 \pm 0,06 \text{ LSB}$ (540ps)               | $0.64 \pm 0,05 \text{ LSB}$ (250ps)<br>(expected)                                                                                                                      |
| DLL Lock Lost       |                                                   | Check of DLL Lock Lost<br>(merged to Error bit)                                                                                                                        |
| Drift Time Encoding | Timing Problems                                   | Seperate Time Domains'<br>(TDC-Core and Mem&FC)<br>Clock domain boundry<br>between PrePipeReg and<br>Memory<br>Improved routing<br>All TDC clock's derived from<br>DLL |
| Hit bit handling    | Problems with propagation of<br>HitBit to next BX | Driver added and improved<br>routing                                                                                                                                   |

# OTIS Digital Part

## OTIS 1.0

Submitted Apr 02 / Back Jul 02

## OTIS 1.1

Submitted Nov 03 / Back Feb04

|                            |                                                      |                                                                                                                                                       |
|----------------------------|------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| Read Out Mode              | Mode I<br>(Encoded Hitmask)                          | Mode I<br>(Encoded Hitmask)<br>Mode II not implemented                                                                                                |
| Derandomizer Buffer Output | Registerblock's are used for<br>intermediate storage | Latching functionality of<br>SRAM used                                                                                                                |
| Revised Reset schema       | L0- and PWRUp Reset                                  | BX- and Event Counter Reset<br>added<br>DLL-Reset via Pad + I2C<br>added                                                                              |
| BX-Counter                 |                                                      | BX counter 12bit int / 8bit ext<br>L0 Reset sets BX-C to 0<br>BX Reset sets BX-C to<br>Latency+Offset(*)<br>BX-C rollover after 1<br>machine-cycle(*) |

# OTIS Digital Part

## OTIS 1.0

Submitted Apr 02 / Back Jul 02

## OTIS 1.1


Submitted Nov 03 / Back Feb04

|                                 |                                                                                     |                                                                                               |
|---------------------------------|-------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|
| Address schema                  | 7 bit I2C<br>5 OTIS ID                                                              | 7 bit I2C<br>12 OTIS ID                                                                       |
| DAC                             |                                                                                     | Voltage Buffer added<br>to serve ASD-X<br>threshold levels                                    |
| Slow Control (I <sup>2</sup> C) | Input pads 2.5V                                                                     | Input pads 5V compatible<br>Triple redundant<br>1 Event readout via I2C (*)                   |
| Fast Control: Data Output       | LVDS Output                                                                         | Data Output differ.CMOS<br>DataValid Signal added<br>„Komma“ for nonconseq.<br>readout (*)    |
| Debug and Service Features      | D-Buffer Fill Level<br>Monitoring of R/W Pointer<br>Start/Stop Read Out<br>Sequence | SEU for SlowControl<br>Event-ID Register via I2C<br>Revision Register<br>DLL Lock Information |

MemorySelf-Test

# Header Data format OTIS 1.1

Header Data Format (OTIS1.1)




## Annotations:

Event-ID added (represents number of actual data output sequence since Event-ID reset)

Error bit (Self Test Failed, DLL Lock Lost, SEU Detected) are merged to one Error bit for OTIS 1.1

Truncation: no use on OTIS 1.1



# Chip Geometry OTIS 1.1

## Chip & Package Geometry :

Size: 5100 $\mu$ m x 7700 $\mu$ m  
Number of Pads: 169 = min. pins required  
Pad Pitch: 120 $\mu$ m

|               |                                           |                               |
|---------------|-------------------------------------------|-------------------------------|
| LQFP :        | 176 pins                                  | 208 pins                      |
| Body size:    | 24mm x 24mm x 1.4mm                       | 28mm x 28mm x 1.4 mm          |
| Die pad size: | 8mm x 8mm                                 | 11mm x 11mm                   |
| Problems:     | Die pad size to small<br>Bonding to close | Die pad size OK<br>Bonding OK |

For test purposes COB technology possible  
Bondwire length about 10mm to 12mm possible  
For COB Gold surface for PCB essential