Compulsory Master seminar

RUPRECHT-KARLS UNIVERSITY, HEIDELBERG

# **Monolithic Active Pixel Sensors**

Part of the series of lectures:

Particle tracking and identification at high rates

Winter term 2017/18

Christof Sauer Supervised by: Prof. Dr. André Schöning

December 8, 2017

- 1 Motivation pixel detectors in experimental particle physics
- 2 **State of the art** hybrid pixel detectors (recap)
- **3** Monolithic Active Pixel Sensors (MAPS)
  - brief historical outline & basic concepts
  - standard MAPS & readout
  - High Voltage(HV)-MAPS & readout
- 4 Summary

#### MOTIVATION

## (Silicon) Detectors

### Semiconductor detectors are...

- sensitive to ionizing radiation:
  - charged particles
  - (photons)
- pixel- and strip detectors
- most close to the interaction point
- a key for track- (a) and vertex (b) reconstruction
  - momentum measurement
  - pile-up suppression
  - b-tagging





(a)

- (a)  $3\mu$  event at ATLAS;
- (b) 78 rec. vertices at CMS

(source: ATLAS/CMS CERN)

#### Christof Sauer

#### MOTIVATION

## Collider experiments - a harsh environment for pixel detectors



	STAR	ALICE (Pb)	ALICE-HL	ATLAS
Bunch crossing (ns)	200000	20000		25
Particle Rate (kHz/mm <sup>2</sup> )	100	15		1000
Particle Fluence (n <sub>eq</sub> /cm <sup>2</sup> )	10 <sup>12</sup>	10 <sup>13</sup>		10 <sup>15</sup>
Pixel Technology	MAPS	Hybrid	MAPS <sup>2</sup>	Hybrid <sup>3</sup>
Material Budget (x/X <sub>0</sub> )	0.4 %	1 %	0.3%	1.9%
Thickness (sensor+ASIC) ( $\mu$ m)	$\sim 50$	200 + 150	$\sim 50$	200 + 250
Pixel Size ( $\mu$ m <sup>2</sup> )	21×21	50×425	29×27	50×250

<sup>&</sup>lt;sup>1</sup>Experiment at Relativistic Heavy Ion Collider (RHIC) Brookhaven National Laboratory, United States (studies QGP)
<sup>2</sup>Upgrade of the Inner Tracking System to MAPS in 2019/2020

<sup>&</sup>lt;sup>3</sup>Refers to innermost pixel detector - Insertable B-Layer (IBL)

## Hybrid pixel detectors (recap)

## Sensor and readout electronics separated

### Advantages

- optimization of sensor and readout electronics
- large signal (d  $\sim 200 \,\mu m$ )
- usable in High Voltage (HV) applications

### Disadvantages

- complex, non-standard technology (error-prone )
- increased multiple scattering (sensor + ASIC)
- large power consumption





(b)

(a) hybrid pixel detector;(b) solder bumps

(source: http://x-ray.camera)

- complex, non-standard minology (error-prone )
   increased multiple softering (sensor + ASIC)
- large power cover m





(b)

- (a) hybrid pixel detector;
- (b) solder bumps

#### BASIC CONCEPTS

## Monolithic active pixel sensor

## Monolithic Active Pixel Sensor (MAPS)

...ASIC & sensor on same substrate ...includes at least one amplifier

**Basic idea** 

- readout circuit & sensor on same substrate
- standard CMOS for ASIC<sup>1</sup>
- thin sensors (d  $\sim$  50  $\mu$ m)

<sup>1</sup>Application-specific integrated circuit

(a) (b)





## Monolithic active pixel sensor

## MAPS - "old" technology with a new livery

- developed in the 1970s
- renaissance in the early 1990s
- used in visible light applications (today standard)
- Scientific use for HEP
  - first MAPS system used in STAR (2014)



source: https://micro.magnet.fsu.edu/primer/digitalimaging/

#### MAPS

## Implementation concepts

#### electronics outside charge collection diode

	n <sup>+</sup>		le le
P-well	N-well depleted	P-well	N-well
			deepriven
p-epitaxial layer			
P substrate			
(low ohmic)			

charge collection by diffusion

## Standard-MAPS

Application: ALICE (2019/20)

STAR



electronics inside charge collection diode

SiO2	nt nt P-well	
P-substrate (	depleted	
P-substrat	e	

charge collection by drift

## **HV-MAPS**

design proposed by Ivan Perić<sup>1</sup>

Application: µ3e(Mu3e)-experiment



ATLAS HL-LHC(?)

 $^{1}\mathrm{A}$  novel monolithic pixelated particle detector implemented in high-voltage CMOS technology (Institut für Technische Informatik, Mannheim-Heidelberg, Germany 2007)

#### MAPS

## Implementation concepts

#### electronics outside charge collection diode

	n <sup>+</sup>	n* n*	
P-well	N-well	P-well	N-well
	depleted		deep P-well
p-epitaxial layer			
P. cubstrate			
(low ohmic)			

charge collection by *diffusion* 

## Standard-MAPS

Application: ALICE (2019/20)

STAR



electronics inside charge collection diode

eep N-well	

charge collection by drift

**HV-MAPS** 

design proposed by Ivan Perić<sup>1</sup>

u3e(Mu3e)-experiment



ATLAS HL-LHC(?)



<sup>1</sup>A novel monolithic pixelated particle detector implemented in high-voltage CMOS technology (Institut für Technische Informatik, Mannheim-Heidelberg, Germany 2007)

## Standard-MAPS for a simple 3-transistor architecture

integrated functionality: reset ( $M_{rst}$ ), readout ( $M_{sel}$ ), source-Follower ( $M_{sf}$ )



- high doped P-substrate (support, potential barrier, seed crystal)
- Iow doped, high resistivity P-epitaxial layer
- gate isolation SiO<sub>2</sub> layer
- N-well (charge collecting diode)
- integrate ASIC (only NMOS transistors)
- implant deep P-well for PMOS transistors
  - NMOS-transistor(s)
     Full CMOS
     PMOS-transistor

## Standard-MAPS for a simple 3-transistor architecture

integrated functionality: reset ( $M_{rst}$ ), readout ( $M_{sel}$ ), source-Follower ( $M_{sf}$ )

SiO <sub>2</sub>	
n" <u>N-well</u> D-eoltaxial laver	
P-substrate	

- high doped P-substrate (support, potential barrier, seed crystal)
- Iow doped, high resistivity P-epitaxial layer
- gate isolation SiO<sub>2</sub> layer
- N-well (charge collecting diode)
- integrate ASIC (only NMOS transistors)
- implant deep P-well for PMOS transistors
  - NMOS-transistor(s) full CMOS
  - PMOS-transistor

## Standard-MAPS for a simple 3-transistor architecture

```
integrated functionality: reset (M_{rst}), readout (M_{sel}), source-Follower (M_{sf})
```



### $\rightarrow$ hybrid solution

passive sensor & ASIC separated

- high doped P-substrate (support, potential barrier, seed crystal)
- Iow doped, high resistivity P-epitaxial layer
- gate isolation SiO<sub>2</sub> layer
- N-well (charge collecting diode)
- integrate ASIC (only NMOS transistors)
- implant deep P-well for PMOS transistors
  - NMOS-transistor(s) Full CMOS

     PMOS-transistor

## Standard-MAPS for a simple 3-transistor architecture

integrated functionality: reset ( $M_{rst}$ ), readout ( $M_{sel}$ ), source-Follower ( $M_{sf}$ )



### $\rightarrow$ monolithic solution

sensor & ASIC on same substrate

- high doped P-substrate (support, potential barrier, seed crystal)
- Iow doped, high resistivity P-epitaxial layer
- gate isolation SiO<sub>2</sub> layer
- N-well (charge collecting diode)
- integrate ASIC (only NMOS transistors)
- implant deep P-well for PMOS transistors
  - NMOS-transistor(s)
     PMOS-transistor

## Standard-MAPS for a simple 3-transistor architecture

integrated functionality: reset ( $M_{rst}$ ), readout ( $M_{sel}$ ), source-Follower ( $M_{sf}$ )

SiO <sub>2</sub>	-			
n* n*	n*		e e	
P-well	N-well	P-well	N-well	
p-epitaxial layer	depleted			
P-substrate				

- high doped P-substrate (support, potential barrier, seed crystal)
- Iow doped, high resistivity P-epitaxial layer
- gate isolation SiO<sub>2</sub> layer
- N-well (charge collecting diode)
- integrate ASIC (only NMOS transistors)
- implant deep P-well for PMOS transistors
  - NMOS-transistor(s)
     PMOS-transistor

## Standard-MAPS for a simple 3-transistor architecture





 $\rightarrow$  reduced detection efficiency!

- high doped P-substrate (support, potential barrier, seed crystal)
- Iow doped, high resistivity P-epitaxial layer
- gate isolation SiO<sub>2</sub> layer
- N-well (charge collecting diode)
- integrate ASIC (only NMOS transistors)
- implant deep P-well for PMOS transistors
  - NMOS-transistor(s)
     PMOS-transistor

## Standard-MAPS for a simple 3-transistor architecture

integrated functionality: reset (M<sub>rst</sub>), readout (M<sub>sel</sub>), source-Follower (M<sub>sf</sub>)

SiO <sub>2</sub>	-		
n* n*	n*		e e
P-well	N-well	P-well	N-well
p-epitaxial layer	depleted		deep P-well
P-substrate			

- high doped P-substrate (support, potential barrier, seed crystal)
- Iow doped, high resistivity P-epitaxial layer
- gate isolation SiO<sub>2</sub> layer
- N-well (charge collecting diode)
- integrate ASIC (only NMOS transistors)
- implant deep P-well for PMOS transistors
  - NMOS-transistor(s)
     PMOS-transistor
     full CMOS

## Standard-MAPS for a simple 3-transistor architecture







Fig. one pixel cell

- high doped P-substrate (support, potential barrier, seed crystal)
- low doped, high resistivity P-epitaxial layer
- gate isolation SiO<sub>2</sub> layer
- N-well (charge collecting diode)
- integrate ASIC (only NMOS transistors)
- implant deep P-well for PMOS transistors
  - NMOS-transistor(s)
     PMOS-transistor
     full CMOS

## Depletion width & potential barrier



(intrinsic) depletion width

build-in voltage pn-junction (diode)

$$V_{
m bi} = rac{K_{
m B}\,T}{q}\,{
m ln}\left(rac{N_DN_A}{n_i^2}
ight) \sim 100\,{
m mV}$$

depletion width

$$\begin{split} w &\propto \sqrt{\frac{N_D + N_A}{N_D N_A} (V_{bi} + V_{bias})} \\ &\approx \sqrt{\frac{1}{N_A} (V_{bi} + V_{bias})} \\ \\ \frac{w}{d} &\approx \frac{60 \, \text{nm}}{50 \, \mu \text{m}} = 0.1 \,\% \, (V_{bias} = 0 \, \text{V}) \\ \\ \frac{w}{d} &\approx \frac{0.2 \, \mu \text{m}}{50 \, \mu \text{m}} = 0.4 \,\% \, (V_{bias} = 1 \, \text{V}) \end{split}$$

## $\rightarrow$ charge collection NOT dominated by drift!

1 111	DIGT	OF N	SATE	DD.
C III	ILLO I	OF L		ER.

## Charge collection

## Charge collection by **diffusion** (**drift** near electrode)



Fig. lifetime  $\tau_e$  and diffusion length  $L_e$  of electrons in p-type Si vs. donor density

Source http://www.ioffe.ru/SVA/NSM/Semicond/Si/electric.html

### low recombination probability required

- $L_{\rm free} \gg d$  (free diffusion length  $L_{\rm free}$ )
- $L_{
  m free} \sim 1000\,\mu{
  m m}$  with  $N_D < 10^{14}\,{
  m cm}^{-3}$
- ightarrow applicable ( $d\sim$  50  $\mu$ m)

### diffusion

- ► fick's 2nd law  $\frac{\partial c(\mathbf{x},t)}{\partial t} = D\Delta c(\mathbf{x},t)$ diffusion constant  $D_{e,h} = \frac{k_{\rm B}T}{q} \mu_{e,h}$ (Einstein relation)
- ► diffusion length  $\sigma = \sqrt{2\mathsf{D}t} \propto \sqrt{\mu tT}$  $\mu_{e,h} = 1400, \ 470 \,\mathrm{cm}^2 \mathrm{V}^{-1} \mathrm{s}^{-1}$
- in the order of  $t \sim 100 \text{ ns}$  (electrons)

#### MOTIVATION

## Collider experiments - a harsh environment for pixel detectors



	STAR	ALICE (Pb)	ALICE-HL	ATLAS
Bunch crossing (ns)	200000	20000		25
Particle Rate (kHz/mm <sup>2</sup> )	100	15		1000
Particle Fluence $(n_{eq}/cm^2)$	10 <sup>12</sup>	10 <sup>13</sup>		10 <sup>15</sup>
Pixel Technology	MAPS	Hybrid	MAPS <sup>2</sup>	Hybrid <sup>3</sup>
Material Budget (x/X0)	0.4 %	1 %	0.3%	1.9%
Thickness (sensor+ASIC) ( $\mu$ m)	$\sim 50$	200 + 150	$\sim 50$	200 + 250
Pixel Size ( $\mu$ m <sup>2</sup> )	21×21	50×425	29×27	50×250

<sup>&</sup>lt;sup>1</sup>Experiment at Relativistic Heavy Ion Collider (RHIC) Brookhaven National Laboratory, United States (studies QGP)
<sup>2</sup>Upgrade of the Inner Tracking System to MAPS in 2019/2020

<sup>&</sup>lt;sup>3</sup>Refers to innermost pixel detector - Insertable B-Layer (IBL)

## Implementation example

## Layout: ALPIDE pixel (ALICE)

Source: Overview of the ALPIDE Pixel Sensor Chip with focus on Readout Features

### in pixel functionalities

- amplifier
- comperator
- hit storage register





## Standard-MAPS summary

Design concept: electronics **outside** charge collection diode

Application: ALICE (2019/20), STAR



### advantages

- Iow material budget
- only CMOS
- low noise  $\delta V = \frac{\delta Q}{C_{\text{Diode}}}$
- low power consumption  $P_{\text{Diode}} \propto C_{\text{Diode}}^m$ ,  $m \geq 1$

### disadvantages

- small Signal (S<sub>MIP</sub>  $\sim$  80 eh-pairs/ $\mu$ m)
- limited radiation tolerant
- slow (charge collection by diffusion)

## Standard-MAPS summary

Design concept: electronics **outside** charge collection diode

Application: ALICE (2019/20), STAR



not suitable for ATLAS nor CMS! (time resolution  $\sim 25 \, \rm ns$ )

### advantages

- Iow material budget
- only CMOS
- low noise  $\delta V = \frac{\delta Q}{C_{\text{Diode}}}$
- low power consumption  $P_{\text{Diode}} \propto C_{\text{Diode}}^m$ ,  $m \geq 1$

### disadvantages

- small Signal (S<sub>MIP</sub>  $\sim$  80 eh-pairs/ $\mu$ m)
- limited radiation tolerant
- slow (charge collection by diffusion)

#### HV-MAPS

## Deep N-Well HV-MAPS

### Standard-MAPS

SiO2			
n* n*	n <sup>+</sup>	n* n*	et et
P-well	N-well	P-well	N-well
	depleted		deep P-well
p-epitaxial layer	<u>/////////////////////////////////////</u>		
P-substrate			
-substrate			
		,	
SiO <sub>2</sub>			Ŷ
	n+)+		
P-well		P-well	
deep N-well n <sup>-</sup>			
	deplete	4	
P-substrate	depicte.		
D. a. da aturata			
P-substrate			

### HV-MAPS

- integrate transistors into diode ("smart diode", full fill factor)
- deep N-well shields low voltage devices
- HV required (based on HV-CMOS)
- fully or partially depleted sensor
- full CMOS (no P-shield)

#### HV-MAPS

## $\textbf{HV}\text{-}\mathsf{MAPS}$

## HV-MAPS for a simple 3-transistor architecture

design according to Ivan Peric<sup>1</sup> based on AMS<sup>2</sup> 180 nm HV-CMOS process

integrated functionality: reset ( $M_{rst}$ ), readout ( $M_{sel}$ ), source-Follower ( $M_{sf}$ )



- ► fast charge collection by drift ( $\mathbf{v} = \mu \mathbf{E}, \ E \approx \frac{V_{\text{bias}}}{d}$ )
- ▶ time resolution ~ 1 ns

suitable for ATLAS, CMS & Mu3e ( $\sim 25 \text{ ns}$ )

- depletion width  $d \approx \sqrt{\rho V_{\text{bias}}}$
- improved radiation hardness

 $<sup>^1</sup>$ former privatdozent at university of Heidelberg (ZITI), now professor at Karlsruher Institut für Technologie (KIT)  $^2$ Austria Mikro Systeme AG

(B)

## Example: MuPix-chip (Mu3e

## HV-MAPS for Mu3e

### Mu3e in a Nutshell

- planed experiment at PSI, Switzerland
- ▶ searches for LFV process  $\mu^- \rightarrow e^- e^+ e^-$  with BR ~  $10^{-16}$ (BR<sub>SM</sub> ~  $10^{-54}$ )
- ▶ high rates (2 · 10<sup>7</sup> 2 · 10<sup>9</sup> muons/s, Phase IA,B-II)
- pixel tracker based on HV-MAPS



Fig. deep N-well MuPix7 pixel

pixel Size	material Budget	time Resolution
$80 \times 80 \mu \mathrm{m}$	$\leq 1 $ %/Layer	$\leq$ 20 ns

Tab. pixel Requirements



Fig. detector concept

## Self-triggered readout

used in the MuPix7-chip



- particle hits pixel, charge is collected by diode
- voltage at Charge Sensitive Amplifier (CSA) proportional to charge
- CSA signal send to chip periphery via transmission bus
- comparator compares signal to threshold voltage and digitize signal
- time-stamp and pixel address stored in End Of Column (EOC) buffer
- valid hit information sent out serially

## Self-triggered readout

used in the MuPix7-chip



- particle hits pixel, charge is collected by diode
- voltage at Charge Sensitive Amplifier (CSA) proportional to charge
- CSA signal send to chip periphery via transmission bus
- comparator compares signal to threshold voltage and digitize signal
- time-stamp and pixel address stored in End Of Column (EOC) buffer
- valid hit information sent out serially

## Self-triggered readout

used in the MuPix7-chip



- particle hits pixel, charge is collected by diode
- voltage at Charge Sensitive Amplifier (CSA) proportional to charge
- CSA signal send to chip periphery via transmission bus
- comparator compares signal to threshold voltage and digitize signal
- time-stamp and pixel address stored in End Of Column (EOC) buffer
- valid hit information sent out serially

## Self-triggered readout

used in the MuPix7-chip



- particle hits pixel, charge is collected by diode
- voltage at Charge Sensitive Amplifier (CSA) proportional to charge
- CSA signal send to chip periphery via transmission bus
- comparator compares signal to threshold voltage and digitize signal
- time-stamp and pixel address stored in End Of Column (EOC) buffer
- valid hit information sent out serially

## Self-triggered readout

used in the MuPix7-chip



- particle hits pixel, charge is collected by diode
- voltage at Charge Sensitive Amplifier (CSA) proportional to charge
- CSA signal send to chip periphery via transmission bus
- comparator compares signal to threshold voltage and digitize signal
- time-stamp and pixel address stored in End Of Column (EOC) buffer
- valid hit information sent out serially

# Self-triggered readout

used in the MuPix7-chip



- particle hits pixel, charge is collected by diode
- voltage at Charge Sensitive Amplifier (CSA) proportional to charge
- CSA signal send to chip periphery via transmission bus
- comparator compares signal to threshold voltage and digitize signal
- time-stamp and pixel address stored in End Of Column (EOC) buffer

valid hit information sent out serially

# Self-triggered readout

used in the MuPix7-chip



- particle hits pixel, charge is collected by diode
- voltage at Charge Sensitive Amplifier (CSA) proportional to charge
- CSA signal send to chip periphery via transmission bus
- comparator compares signal to threshold voltage and digitize signal
- time-stamp and pixel address stored in End Of Column (EOC) buffer
- valid hit information sent out serially

#### To Take Home

## Summary

MAPS starting to make their way into HEP

- ASIC in sensor substrate
- only standard CMOS technology
- small pixel size (spatial resolution)
  - improved vertex resolution
- Iow material budget
  - reduced multiple scattering
- standard MAPS (diffusion) or HV-MAPS (drift)
- sufficient radiation tolerant
  - standard-MAPS  $\leq 10^{13}\,n_{eq}/cm^3$
  - HV-MAPS  $\geq 10^{15} n_{eq}/cm^3$





# THANKS FOR YOUR ATTENTION!

### References

- 1 Kolanoski, H.; Norbert, W. Teilchendetektoren: Grundlagen Und Anwendungen. (2016) Springer.
- 2 A novel monolithic pixelated particle detector implemented in high-voltage CMOS technology Perić, Ivan Nucl.Instrum.Meth. A582 (2007) 876-885
- 3 I. Perić, High-voltage pixel detectors in commercial CMOS technologies for ATLAS, CLIC and Mu3e experiments, Nucl. Instrum. Meth. A 731 (2013) 131, 2013.
- 4 Studies of irradiated AMS H35 CMOS detectors for the ATLAS tracker upgrade Cavallaro, Emanuele et al. JINST 12 (2017) no.01, C01074 arXiv:1611.04970 [physics.ins-det]
- 5 CMOS monolithic active pixel sensors for high energy physics W. Snoeys, Volume 765, 2014, Pages 167-171, ISSN 0168-9002, https://doi.org/10.1016/j.nima.2014.07.017
- 6 ALPIDE, the Monolithic Active Pixel Sensor for the ALICE ITS upgrade M. Mager, Volume 824, 11 July 2016, Pages 434-438, ISSN 0168-9002, https://doi.org/10.1016/j.nima.2015.09.057.
- 7 MuPix7-A fast monolithic HV-CMOS pixel chip for Mu3e Augustin, H. et al. JINST 11 (2016) no.11, C11029 arXiv:1610.02210 [physics.ins-det]
- 8 The MuPix high voltage monolithic active pixel sensor for the Mu3e experiment H. Augustin, et al. JINST 10 (2015)
- 9 CMOS Monolithic Active Pixel Sensors (MAPS) for future vertex detectors R. Turchetta, CCLRC, Rutherford Appleton Laboratory, Chilton, Didcot, Oxfordshire, OX11 0QX, UK

## $\mathsf{R}/\mathsf{O}$ architecture: rolling shutter

# **Rolling shutter**

### concept used by $\ensuremath{\mathsf{STAR}}$



- hit causes voltage drop  $\delta V_{\text{out}} = \delta Q / C_{\text{Diode}}$
- sequential readout (row by row)
- pixel is connected to its column
- discriminator marks hit as valid
- Iow digital noise
- intrinsically slow ( $\sim 100 \ \mu s$ )



http://unaligned.org/bigcam/sensor.php

## $\mathsf{R}/\mathsf{O}$ architecture: rolling shutter

# **Rolling shutter**

### concept used by $\ensuremath{\mathsf{STAR}}$



http://unaligned.org/bigcam/sensor.php

- hit causes voltage drop  $\delta V_{\text{out}} = \delta Q / C_{\text{Diode}}$
- sequential readout (row by row)
- pixel is connected to its column
- discriminator marks hit as valid
- Iow digital noise
- intrinsically slow ( $\sim 100 \, \mu s$ )



## $\mathsf{R}/\mathsf{O}$ architecture: rolling shutter

# **Rolling shutter**

### concept used by $\ensuremath{\mathsf{STAR}}$



- hit causes voltage drop  $\delta V_{\text{out}} = \delta Q / C_{\text{Diode}}$
- sequential readout (row by row)
- pixel is connected to its column
- discriminator marks hit as valid
- Iow digital noise
- intrinsically slow ( $\sim 100 \ \mu s$ )



http://unaligned.org/bigcam/sensor.php

## Make the Depletion Zone Visible

Edge Transient-Current Technique (eTCT)

### eTCT

- Laser beam directed at sensor
- Laser imitates ionizing radiation
- Signal proportional to charge
- Scan for different positions



Fig. Experimental setup



Plots based on H35Demo chip by KIT (Investigate the possibility for installation in the ATLAS HL-LHC) source: Edge TCT study on irradiated AMS H35 CMOS devices for the ATLAS IT