Introduction to Digital Design

Introduction to Digital Design

- Why digital processing?
- Basic logical circuits, first conclusions
- Combinational circuits
 - Adder, multiplexer, decoder ...
- Sequential circuits
 - Circuits with memory
 - State machine, synchronous circuits
- General structure of a digital design
 - Top-down
 - Hardware/software

Why digital processing (1)?

- The world is to a good approximation analogue
- The result of some measurement can theoretically take continuous values, but we store it as a discrete value, multiple of some unit
- In most of the measurements additional corrections and processing of the primary information are necessary

$$\frac{d}{dt} \sqrt{a^2 + b^2} \int dt \sum \prod$$

Why digital processing (2)?

• Block diagram of some measurement device



• How to arrange the full processing in order to get the best results?

Why digital processing (3)?

- Where to do what? the tendency is to start the digital processing as early as possible in the complete chain
- How ? This is our main subject now



Notations of the logic elements

- The most used are shown below
- Frequent use of non-standard symbols



Useful Boolean relations

$\mathbf{A}^{\star} \mathbf{!} \mathbf{A} = 0$	$AND \cdot * \land$
$A \star A = A$	OR + V XOR :+: \oplus
A * 0 = 0	NOT ! ~
A * 1 = A	e Iviv
commute	30 Ciativ
$A*B = B*A \qquad 2^{5}$. ctributive
A*(B*C) = (A*B)*C	dise
A+(B*C) = (A+B)*(A+C)	c) beorptiv
A* (A+B) = A	ans
A*(!A+B) = A*B	de Morge
!(A*B) = !A + !B —	
= (A+C) * (!A+B)	
	A*!A = 0 A* A = A A* 0 = 0 A* 1 = A A*B = B*A A*(B*C) = (A*B)*C A+(B*C) = (A+B)*(A+C) A+(B*C) = (A+B)*(A+C) A*(A+B) = A A*(A+B) = A A*(A+B) = A*B !(A*B) = !A + !B = (A+C)*(!A+B)

. _ ___

NAND or NOR can do everything...





Simplifying Boolean expressions



		B*!C + !A*!B ≺	For A=0 →	F=B*!C +!B = !B+!C
F=A*!C + A*!B +	!A*B*!C +		For A=1 →	F=!C+!B

$$F=A*!C + A*!B + !A*B*!C + !A*!B \begin{cases} For B=0 \rightarrow F=A*!C + A + !A = 1 \\ For B=1 \rightarrow F=A*!C + !A*!C = !C \end{cases}$$

$$F(a_1, a_2, \dots a_N) = F(0, a_2, \dots a_N) \longrightarrow 0 \qquad F$$

= $a_1^*F(1, a_2, \dots a_N) + !a_1^*F(0, a_2, \dots a_N) \qquad F(1, a_2, \dots a_N) \longrightarrow 1 \qquad a_1 \qquad M$
With 4:1 mux, two variables can be eliminated

What kind of logical elements do we need?

- Exactly like a house, that can be built using many identical small bricks, one logical circuit can be built using many identical NOR (OR-NOT) or NAND (AND-NOT) elements
- For practical reasons it is much better to have a rich set of different logical elements, this will save area and power and will speed up the circuit



Sum of products representation



If the function is more frequently 1, it is better to calculate the inverted function in order to have less terms:

Karnaugh Map (K-Map) with 3 signals



Y = !A*!B*!C+!A*B*C+A*!B*C+A*B*!C+A*B*C

Y = !A*!B*!C + A*B + A*C + B*C



Y =!B*C+A*!B*!C+!A*!B*C+!A*B*C

 $Y = A^*!B + !A^*C$

VHDL-FPGA@PI 2013

K-Map with 4 signals



The four corner cells can be combined together as !B*!D

The two cells bottom left can be combined as A*!C*!D

One minterm remains !A*B*!C*D

Finally we get:

F = !B*!D + A*!C*!D + !A*B*!C*D

K-Map with don't care



If the function is not used in some combinations (x - don't care) of the input signals, we are free to replace any x with 0 or 1.

In this example we have two options to include the minterm **!A*****B*****!C*****D**

F = !B*!D + !C*!D + !A*!C f = 'B*!D + 'C*!D + 'A*B

K-Map for XOR



F = A :+: B :+: C :+: D

When going from one field to any neighbour field in the Kmap, only ONE signal is changed (Gray code, see later) but the output toggles. As can be seen, this prevents any optimization, the function can be built by 8 product terms.

In the general case of XOR between N signals, the number of product terms needed is 2^{N-1}! Actually XOR is the worst function to be implemented as sum of products.

Conclusions(1) – PAL/CPLD/HDL

- The sum of products representation was a good move! It seems to be a universal method (with some exceptions) to build any logical function – PAL and CPLD
- Drawing of the circuit is tedious and not very reliable!
- Writing of equations seems to be easier and more reliable → languages to describe hardware (HDL - hardware description language)

Conclusions(2) – ASIC

Another possibility is to have many different logic functions. Here are shown only a small subset of the variations with AND-OR-NOT primitive functions available in a typical ASIC library



All about 130 units + with different fanout capability

VHDL-FPGA@PI 2013

Conclusions(3) – LUT/FPGA

- Another possible architecture for logical functions is to implement the truth table directly as a ROM
- When increasing the number of the inputs N, the size of the memory grows very quickly as 2^N!
- If we have reprogrammable small memory blocks (LUT -Look Up Table), we could easily realize any function – the only limit is the number of the input signals

$$a \xrightarrow[001:0]{000:1} \\ 001:0\\ 010:0\\ 011:1\\ \dots \\ LUT$$

The FPGAs contain a lot of LUT with 4 to 6 inputs + something more

• For larger number of inputs we need to do something

Conclusions(4) – FPGA

- Another possible architecture is to use multiplexers
- Examples of simple 2-input logical functions built with 2:1 multiplexer

This approach is used in some FPGA architectures



Combinational circuits

- ... are the circuits, where the outputs depend only on the present values of the inputs
- Practically there is always some delay in the reaction of the circuit, depending on the temperature, supply voltage, the particular input and the state of the other inputs
- it is good to know the min and max values (worst/best case)
 A₁ —



Special combinational circuits multiplexer

 Used to control data streams – several data sources to a single receiver



Special combinational circuits demultiplexer

To some extend an opposite to the multiplexer



Y1

0

Ι

0

0

Y2

0

0

0

Ι

0

0

Ι

0

Y0

Ι

0

0

0



S

0

1

2

3

Special combinational circuits adder

- Add/subtract for more than some bits here it is not practical to use the sum-of-products approach (Why?)
- **Binary system** •
 - Integer numbers ≥ 0 (unsigned)
 - Integer numbers positive and negative (signed) later
 - Adding of binary integer numbers, carry



To calculate the most significant bit of the result we + 1011 To calculate the most significant bit of the result we have to go through all the other bits, the carry jumps from bit to bit and this takes time!

- **Building blocks** •
 - Half- and Full- adder

Half- and Full- adder







4 bit ripple carry adder



Ripple carry adder

Signed integers

- One's complement invert all bits of **A** to get the negative of **A**
 - The 0 has two representations +0 and -0.
 - Not practical for mathematical operations
- Two's complement invert all bits and add 1
 - The sum of A and (not A +1) is 2^{N} but expressed with N bits is $00..00 = -A = 2^{N} A$
 - All numbers from 00..00 to 01..11 are positive (0 to $2^{N-1}-1$)
 - All numbers from 11..11 (-1) to 10..00 (-2^{№-1}) are negative, the MSB is 1 when the number is negative
 - The full range is asymmetric, from -2^{N-1} to +2^{N-1}−1 (for 8 bits, from -128 to +127). Note that the VHDL Integer is symmetric: from -(2³¹−1) to +(2³¹−1)
 - Before doing mathematical operations with two signed numbers with different length, the shorter must be sign-extended to the length of the other

Two's complement – a closer look

• Let **A** be a positive integer:

$$A = \sum_{k=0}^{N-1} a_k 2^k, \ a_{N-1} = 0$$

• Then the negative of **A** is

- A represented as
$$2^{N} - \sum_{k=0}^{N-1} a_{k} 2^{k} = \sum_{k=0}^{N-1} b_{k} 2^{k}$$
, $b_{N-1} = 1$

• Subtracting $2^{\mathbb{N}}$ from both sides yields $(b_{N-1} = 1)$:

$$-A = -\sum_{k=0}^{N-1} a_k 2^k = \sum_{k=0}^{N-1} b_k 2^k - 2^N = \sum_{k=0}^{N-2} b_k 2^k + b_{N-1} 2^{N-1} - 2^N = \sum_{k=0}^{N-2} b_k 2^k - b_{N-1} 2^{N-1}$$

In two's complement the MSB has weight -2^{N-1} instead of +2^{N-1} – note that this is valid for both positive and negative numbers!

Carry, borrow

 For unsigned integers, carry out = 1 means, that

– when adding A+B the result is above $2^{N}-1$

$$\begin{array}{c} + \begin{array}{c} 1011 & 11 \\ 0110 & 6 \\ 0110 & 6 \\ 0110 & 6 \\ 0110 & 6 \\ 0110 & 1 \end{array}$$

 when subtracting A-B, B is larger than A, in this case we speak of *borrow*

Carry, borrow, overflow

 For signed integers, carry output = 1 is not necessary bad



Overflow = carry out XOR carry between the last two bits

Overflow

• For signed integers, overflow can be detected by the wrong sign of the result:



The MSB is 1 for the negative numbers and 0 for the positive (incl. 0), so one can detect the overflow only using the MSBs of the two operands and of the result

Subtracting using an adder

- Add/subtract with two's complement numbers can be done exactly like with unsigned integers
- For N-bit signed:
 A-B=A+(2^N-B)=A+two's complement(B)







Combinational ↔ sequential circuits

- Theoretically we can make a combinational circuit which gets all input data and solves the complete problem after some delay
- This approach is hardly usable, even when the problem has an analytical solution
- The data come in most of the cases sequentially in time, the algorithms have branches

A typical digital design consists of several blocks of combinational circuits and circuits with memory, the processing is done in small portions in equal steps in time

Circuits with memory (R-S)

- In order to memorize the previous state of the circuit, one needs *feedback* from the output(s) to the input(s)
- R-S flip-flop, two possible implementations:



• Two stable states after deactivation of the inputs

Circuits with memory (sR-S, Latch)

Synchronous R-S, R and S are gated by the signal C





• (transparent) Latch: when C=1, Q follows D, when C \rightarrow 0, Q memorizes the last value of D




Circuits with memory (JKFF, DFF)

- Sensitive to the edge of the clock signal, in the rest of the time the outputs do not depend on the inputs
- JKFF: similar to the synchronous R-S, but when J and K are both 1, it toggles its state
- Consists of two synchronous R-S flip-flops (masterslave)
 - Used in counters in the past
- DFF: similar to the Latch: when C↑, Q memorizes D
 - Currently the most used memorizing component together with the memories (RAM)
 - Some flip-flop types have an additional enable input and asynchronous set or reset inputs

Circuits with memory (DFF)

- D must be stable t_S (setup) before and t_H (hold) after the active edge of the clock signal CLK
- The output Q settles within some time t_{CO} , if the conditions are violated (t_{S} , t_{H}) the state of the flip-flop is unknown, oscillations are possible



State of a sequential circuit

According to H. Hellermann (Digital Computer System Principles):

"The *state* of a sequential circuit is a collection of *state variables* whose values at any one time contain all the information about the past necessary to account for the circuit's future behaviour"

State machines



The next state $S[1..M]_{i+1}$ is a function of the present $S[1..M]_i$ and of the inputs I[1..N]. The outputs Y[1..K] are function of the present state $S[1..M]_i$, but could depend on the inputs I[1..N]

State machine example



The description of a state machine is often done by state diagrams. Here are shown all the states, the transitions with their conditions and the outputs. For convenience the condition to stay in the same state can be omitted. The conditions to exit any state should be never in conflict!

Synchronous circuits



At each rising clock edge the registers memorize the current values at their inputs. The outputs are updated after some small delay t_{CO}

VHDL-FPGA@PI 2013

Register Transfer Level (RTL)

- A digital synchronous circuit consists of registers and combinational logic between them
- The description of such a circuit actually specifies what happens after each clock cycle – the data transfer between the registers – RTL

Structural approach: top-down



Iterative process !

 Don't delay the documentation, it is part of each design phase

- Try to understand the problem, do not stop at the first most obvious solution
- Divide into subdesigns (3..8), with possibly less connections between them, prepare block diagrams before starting with the implementation
- Clearly define the function of each block and the interface between the blocks, independently on the implementation(s) of each block
- Develop the blocks (in team) and then check the functionality
- Combine all blocks into the top module, if some of them is not finished, put temporarily a dummy

Structural approach: top-down

- Think about compatibility and extensibility of the design
- Try to do the functionality of the module symmetrical and include all simple and reasonable extensions
- Maximize orthogonality, do not implement functions, just because they are "nice", but are combinations of already implemented functions (example: many ways to clear or increment some CPU register). An architecture with high orthogonality tends to provide more function at the same level of complexity and cost
- The hardware should be not damageable by the user, think about autoconsistency of the configuration and about protections
- Do not spread the important constants like dimensions, addresses etc. in the several sources of the design, put them into one central place
- Try to be technologically independent as long as possible
- Make the configuration registers read/write instead of write only
- Think about testing and debugging

Hardware : software?



Just a few questions more:

• Divide in two parts - hardware : software, taking into account the desired speed, size, flexibility, power consumption and other conditions

again:	inc r5
	load r2, [r5]
	and r2, 0xAB
	bra cc_zero, again
	store [r3], r6

select the processor core
for the architecture of the hardware part proceed as described before

Questions, questions...

- How to partition the design? Where to put the boundary between software and hardware?
- How to enter the design?
- How to check whether each subblock works as expected, according to the description?
- How to select the possible implementation in a silicon chip?
- How to check whether the chip will work so as we want before ordering it?
- How to check the chip functionality when we get it back?
- How to test the chips in the production (and the boards after assembly)?

Technologies

Technologies

- <u>Small Scale Integration (SSI) ICs (74xx, 4000)</u>
- <u>Simple Programmable Logic Devices (SPLD) PAL</u> (<u>Programmable Array Logic</u>) & GAL (<u>Generic Array</u> Logic), <u>Complex Programmable Logic Devices</u> (CPLD)
 - Architecture, manufacturers, overview of the available products
- <u>Field Programmable Gate Arrays (FPGA)</u>
 - Architecture, manufacturers, overview of the available products
- Design flow FPGA/CPLD
- <u>Application Specific Integrated Circuit (ASIC)</u>
 - Standard cell (structured ASIC)
 - Others (gate array, full-custom)
 - Design flow

TTL (transistor-transistor logic)

- 7400 4 x (4 bipolar transistors + 4 resistors)
- 74xx many combinations of different logical elements (AND, OR, NOT), flip-flops, counters and many others.
- From the modern point of view slow, hungry (for electrical power) monster



TTL families



- The basic family was replaced by the LS (Lowpower Shottky)
- Other popular subfamilies: AS (Advanced Shottky), ALS (Advanced Low-power Shottky) and F (Fast)
- The industry standard for long time, used in mini computers and other digital devices

CMOS technology

Built with nMOS and pMOS transistors



CMOS SSI ICs

- Two families widely used:
 - 4000
 - slow and low power, good for battery devices
 - with wide range of power supply voltages (3..15V)
 - many exotic chips large (decade) counters, counter+decoder etc.
 - 74HC(T)
 - functionally equivalent to the well known 74xx family
 - faster than the 4000
 - very low static power, the dynamical power rises linearly with the frequency
 - successfully replaced the TTL family, but it was too late the PLD, CPLD, FPGA and ASIC came

Simple PLD – GAL (generic array logic)



© V. Angelov

VHDL-FPGA@PI 2013

SPLD - the AND array





Programmable connections

- Each AND has enough inputs to build the product of any combination of the input signals or their negations
- Group of several (typically 8)
 ANDs are hardwired to a OR,
 which is routed to an output (PAL)
 The PLAs have programmable OR
 array but were never widely used

GAL – Output Logic Macrocell



• The polarity is programmable, sometimes it is easier to calculate the negation of the output signal

 The output can be fed back to the programmable AND array

- The chip output can be put into tri-state
- Optional register

PAL/GAL – summary

- The first widely used programmable logic devices
- Used in the past to replace several small scale integration ICs, like 74xx
- Very successfully used for small state machines
- Manufactured first by MMI (Monolitic Memories Inc.), later by AMD, Lattice and others
- The first devices were one time programmable (OTP) and with either combinational or registered macrocells (or a fixed mixture), the later were electrically erasable/programmable (up to 100 times) with freely programmable type of the macrocells
- Software tools based on <u>Hardware Description Languages</u> (HDL) – ABEL, CUPL, PALASM or schematics
- The next generation of PLD Complex PLD (CPLD) are based on the same architecture

CPLD – ispMACH 4000 (Lattice)



CPLD – ispMACH 4000 - GLB



CPLD – ispMACH 4000 Macrocell



The output of the cell can be routed to some I/O cell via the Output Routing Pool and/or to other cells via the Global Routing Pool

CPLD – ispMACH 4000 I/O- cell



The output cell can be configured as input, output or bidirectional. Weak pull-up/down resistors and bus keepers are globally available.

CPLDs – Altera, Xilinx

- MAX II (0.18 um) with up to 2k cells and 8k flash bits, with SRAM based configuration + built-in flash memory
- MAX V like MAX II + PLL
- MAX 3000A true CPLD, up to 512 cells, 3.3V
- Cool Runner II, up to 512 cells, 1.8V core, with SRAM based configuration + built in flash
 - XC9500 (XL, XV), up to 288 cells (5V, 3.3V, 2.5V)

MDTERVE

CPLDs – Lattice

- ispMACH 4000 Z-ZE (zero power 1.8V core), C, B, V (1.8, 2.5, 3.3V core), up to 512 cells, probably the fastest true CPLD now
- MachXO, 1.2, 1.8, 2.5, 3.3V core, up to 2k cells (LUT4), RAM, with SRAM based configuration + built in flash memory
- MachXO2 same as MachXO + up to 7k cells (LUT4), PLL, hardcores I2C, SPI, user flash memory

SEMICONDICTOR.

CPLD – summary

Sum of product terms architecture, similar to PAL/GAL

- Simple model of the internal delays and from pin to pin
- Ready to operate immediately after power up
- In situ programmable using JTAG, FLASH memory cells store the configuration (about 10,000 times)
- Reliable copy protection possible
- Radiation tolerant (the newer CPLDs are similar to FPGA + built-in FLASH and are NOT radiation tolerant!)
- Limited number of logic elements (up to about 1k)
- Higher price/logic element
- No internal RAM



FPGA – Virtex 4 SLICE L/M



Each SLICE contains two LUT4, two FFs and MUXes. The two LUT4 can be combined into one LUT5.

The <u>C</u>onfigurable <u>L</u>ogic <u>B</u>lock (CLB) contains 2x SLICEL and 2x SLICEM. The Ms can be used for distributed RAM and large shift registers.

The CLB has 8 LUT4, 8 FFs, can be used for 64 bits distributed RAM or shift register

FPGA – Virtex 5 with LUT6

In the modern sub-micron processes the routing delay becomes a substantial part of the whole delay. On the other side the logic needs less area. Therefore the leading manufacturers go to larger LUT6.



The CLB contains 8 LUT6, 8 FFs; can be used as distributed RAM with 256 bits or as a 128 bit shift register

© V. Angelov

VHDL-FPGA@PI 2013

FPGA – Actel antifuse (1)



For combinational logic

Cluster 1 Cluster 2 C-R-C C-R-R

Supercluster Type 1 C-R-C C-R-C

Supercluster Type 2 C-R-R C-R-C

FPGA – Actel antifuse (2)

- Don't need configuration memory, lower price, more reliable
- Illegal copy is impossible
- Radiation tolerant
- Perfect prototyping service
- Every chip is exactly once programmable
- Design flow similar to ASIC
- Slightly slower

The same for the FLASH FPGAs of Actel

Low cost FPGAs overview

	Name	LUT4 (k)	RAM kBits	18x18	PLLs	Tech
چ ک	Cyclone II	4-68	120-1100	13-150	2-4	90nm
10	Cyclone III	5-120	400-3800	23-288	2-4	65nm (lp)
	Cyclone IV E	14-150	270-3800	15-266	2-4	60nm (lp)
	Cyclone V E	25-301	1760-12200	50-684	4-8	28nm (lp)

©	Name	LUT4 (k)	RAM kBits	18x18	DLLs	Tech
Ž	Spartan 3	2-75	72-1800	4-104	2-4	90nm
	Spartan 3E	2-33	72-650	4-36	2-8	90nm
X	Spartan 3A/A	N 2-25	54-576	3-32	2-8	90nm
	Spartan (3D)	37-53	1500-3200	84-126	8	90nm
	Spartan 6	3-147	216-4800	8-180	4PLL	45nm
	Artix-7	16-71	208-974	60-250	4PLL	28nm
	with built	-in flash	equivalent L			

Low cost FPGAs overview

	ς
)
	<u>.</u>
	4
12	2
)
	j .
T ·	
	5
	1
	i .

1....

Name	LUT4 (ł	() RAM kBits	18x18	PLLs	Tech
LatticeXP	3-20	54-396		2-4	130nm
LatticeXP2	5-40	166-885	12-32	2-4	90nm

XP and XP2 have built-in configuration flash

S	Name	LUT4 (k)	RAM kBits	18x18	SerDes	Speed Gbps	Tech
Ģ	Cyclone IV GX	14-150	540-6400	0-360	2-8	3.125	60nm
Ser	Cyclone V GX/T	77-301	4460-12200	300-684	2-12	6.144	28nm
it	Spartan 6	24-147	936-4824	38-180	2-8	3.125	<mark>45nm</mark>
\$	Artix-7	16-215	208-2888	60-740	4-16	6.6	28nm

FPGA summary

- The price/logic goes down
- The speed goes up
- Special blocks like RAM, CPU, multiplier...
- Flexible I/O cells, including fast serial links and differential signals
- Infinitely times programmable (with some exceptions)
- External memory or interface for initialization after power up needed – copy protection impossible (with some exceptions)
- More sensitive to radiation, compared to CPLD (with some exceptions)
 Manufacturers: Actel, Altera, Lattice, Xilinx
Design flow CPLD/FPGA



Each step can take seconds, minutes, hours ... (place & route)

FPGA development tools

- Each manufacturer has own tools, absolutely necessary for placing and routing, optionally for synthesis, simulation etc. The free versions have some limitations
- Leading suppliers of synthesis tools Mentor Graphics (Leonardo Spectrum, Precision), Synopsys (FPGA compiler), Synplicity (Synplify) – already part of Synopsys
- Leading suppliers of simulation tools Mentor Graphics (ModelSim), Aldec (Active HDL)
- The FPGA manufacturers offer free but limited versions of the synthesis and simulation tools mentioned above

ASICs - Standard Cells, Gate Arrays, Full Custom

Standard Cells

- rich library with primitive functions and flip-flops
- I/O cells for different standards and voltages
- core generators for memory, CPU, interfacing, PLL
- the user must pay all production masks
- multiproject wafer option for prototyping
- Gate Array
 - array of ready simple gates
 - the user prepares only some routing masks
 - compared to Standard Cells: cheaper, slower, no mixed mode
- Full custom for very high volumes
 - the most optimal, even longer development time and higher costs

$ASIC \leftrightarrow FPGA$

- ASICs compared to CPLD and FPGAs:
 - lower price in high volume production runs
 - possibility for mixed mode designs (with analog part)
 - higher design density, higher operation speed, lower power
 - much longer development time, several months per submission
 - higher development costs and much more expensive software
- FPGA to ASIC
 - FPGA architecture, with fixed routing and function of each cell
 - compared to FPGA
 - cheaper for mid-volume production and large designs
 - faster & smaller chips, lower power, no configuration memories
 - radiation tolerant
 - Altera HardCopy, eASIC

Design flow ASIC



& test